I. Introduction
Mixed-signal circuits are gaining popularity in the applications such as telecommunications, multimedia, etc. A mixed-signal circuit typically includes some analog circuitry (amplifiers, filters, etc.), some digital circuitry (the DSP unit, control logic, etc.) and the converters (the ADC and the DAC). Due to the different types of circuitry involved, it usually requires several completely different testing schemes to test a mixed-signal chip. In general, testing methods for analog circuitry and converters have not achieved comparable maturity as those for digital circuitry. Recently several techniques for testing the analog circuitry [ 1-41 and the converters [5-71 have been reported. Most techniques do not use any fault model and essentially perform functional testing, which checks a set of parameters of the DUT to see if they fall within the tolerance range. There are two major issues for functional testing: (1) the design of input stimuli (test generation) and (2) the manipulation of the output response (signature analysis).
The input stimuli could be sinewaves, square waves, DC signals, etc. and the output response could be interpreted in the time or frequency domain. For example, to check the bandwidth of a filter, we may apply a multitone signal-which is the summation of sinewaves with different frequencies, and perform the Fourier Transform on the output response to construct the signature. Here, how to choose the frequencies of the multitone signal is a 'test generation' problem and the Fourier Transform is used to perform the 'signature analysis'. In [8] , a signature analyzer for analog and mixed-signal circuits, considering the imprecise nature of analog signals, is proposed.
A Built-In Self-Test (BIST) structure for mixed-signal circuits is proposed in 191. The digital portion of the DUT is tested by using known methods (e.g., the pseudo-random technique). Also, by embedding the analog portion between a DAC and an ADC, the analog portion can be tested using digital signals. Based on a similar testing configuration, we propose and thoroughly analyze the pseudo-random testing technique for mixed-signal circuits. We model the analog LTI circuit, when embedded between the converters, as a digital LTI system. By applying pseudo-random patterns generated from the LFSRs and providing proper manipulation on the output response (both are done digitally), we can perform functional testing on the embedded analog DUT. Because the flat spectrum of the pseudo-random signal essentially contains infinite number of tones, we can use it as a universal stimulus for any LTI circuit. Therefore, as opposed to other functional testing methods (e.g., the multitone method), we have alleviated the test generation problem. In testing analog LTI circuits using the pseudo-random technique, the input stimulus can be viewed as a random sequence generated by a random process. The output sequence of the DUT is also a random sequence generated by another random process. The output random process can be viewed as a linear transformation, performed by the DUT, from the input random process [10, 11] . Because there exists a mathematical relationship between the moments of the inputloutput random processes and the functionality of the DUT, we can fully characterize the DUT if the moments of the random processes can be obtained. As will be shown in Sec.III, we use the first and second moments, i.e., the mean, the auto-correlation and the cross-correlation, to characterize the DUT and these quantities can be estimated from the inputloutput random sequences using common arithmetic operations. For example, we can construct the impulse responses at selected time instances of the LTI system by obtaining the 'cross-correlation' between the input and output sequences. Because the impulse response fully characterizes a LTI system, we can use the constructed impulse response as the signature to determine the correctetness of the DUT. Note we may construct different signatures by different ways of manipulation on the output response. These signatures may have different fault detection capability, hardware requirements and testing time. We will compare these differences in Sec.JSJ and Sec.V. This paper is organized as follows. Sec.11 describes how the analog LTI circuit is modeled as a digital LTI system when embedded between the converters. Sec.III shows the mathematical relationship between the first and second moments and the impulse response of the DUT. Sec.IV shows the hardware realization of the pseudo-random scheme. In Sec.V, we use the analog filters and a converter to demonstrate the pseudo-random technique for various signatures. In Sec.VI, we give some detailed discussion on the fault detection capability of the signatures. For example, if we use 10-bit converters, the quantization error, in the mean square sense, is roughly 0.1% of the input signal.
We can describe the functionality of a digital LTI system in either the z-domain (with the transfer function H(z)) or the k=O Here we assume the LTI system is causal, which is the property for any system to be physically realizable. We also assume that the LTI system is stable (the output y[n] cannot grow to infinity as long as the input x[n] is finite). The stability of the system guarantees that the signatures to be discussed in the subsequent sections are always finite.
III. Mathematical Analysis
A random process X (discrete-time) can be viewed as a process which generates the random sequence x[n] (we assume nr0) with certain probability distribution. The random sequence x[n] may be mutually independent (i.e., white noise) or have some correlation between one another. A stationary random process implies that the probability densityf,LnI for each random variable x[n] is identical. In other words, the characteristics of the random process which generates the random sequence x[n] do not change with time. For example, the random sequence x[n] generated by the LFSR is stationary and possesses the white noise property (if the period of the random sequence is long enough). When a stationary, white noise sequence x[n] passes a LTI system, the resulting output random sequence y[n] is also stationary but not necessarily possesses the white noise property.
In pseudo-random testing for an analog LTI circuit, the input stimulus x[n] is a random sequence generated by a specific random process X. 
III-1 Relationships Between Moments and h[n]
In the following we will derive the mathematical relationship between the first and second moments of a random process and the impulse response of a LTI system. As will be shown in this subsection, the first and second moments of a random process can be expressed as the impulse response 'compressed' in certain manner. We fist show the definitions of the first and second moments of a random process
where x[n] and y[n] is the random sequence generated by the random process X and Y. The sequence m,[n] in Eq. (2) is formed by taking the mean of the random variable x[n] (the first moment). Eqs. (3)- (4) are called the 'auto-correlation of the random process r a n d the 'cross-correlation between the random processes X and Y' respectively (the second moments). If the random processes X and Yare stationary and we assume n2-q = m , Eqs. (2)- (4) [nl-y[n+m] 
The relationship between the functionality of the LTI system (the impulse response) and moments of the random processes X and Yare established byEqs.(S), (10) 
III-2 Computation of the Signature
To make the pseudo-random scheme practical, the expectation operation on the random variables (y [n], y[nl*y[n+ml and x[nl*y[n+ml in Eq.(S), (10) and (1 1) respectively) should be replaced by the 'time averaging' operation. That is, we use finite number (N) of samples observed during certain finite time interval to estimate the expectations of the random variables. Therefore, the signature thus obtained (also arandom variable) is an estimate of the derived signature. The mean of the estimated signature is equal to the derived signature and we should make the standard deviation of the estimated signature as small as possible such that a certain confidence level is achieved for fault detection. The 'time averaging' operation (we denote as < >) used to obtain the estimated signature can be carried out easily. The fact that the mean of the 'time averaged' random variable is equal to the mean of the random variable itself is shown as follows.
, where g[n] denotes any random sequence generated by a stationary random process and mg is the mean of g [n] . For clarity, we denote the estimate of the derived signatures my, Ry [ml and Rxy[m] Fig.2 
IV. Hardware Realization for the Pseudo-Random Testing Technique

V. Simulation Results
In this section we show results to compare the effectiveness (that is, fault detection capability) of the three signatures: the mean my, the auto-correlation Ry [O] and the cross-correlation Rq [m] . The analog LTI circuits used for experiments are shown in Fig.3(a)-(d) . Circuit X1 and X2 are low-pass filters with 3 poles (bandwidth 1KHz) and 5 poles (bandwidth 1OOHz) respectively. Circuit X3 is a notch filter with 2 zeros and 2 poles (notch bandwidth from 55Hz to 65Hz). Circuit X4 is a 4-bit DAC (highlighted). Circuits X1, X 2 and X3 are tested using the configurations in Fig.2(a) -(c) with the converters of size 10-bit at the sampling rate Fs=lMHz. Fig.3(d) shows how the circuit X4 can be tested. Note that the configurations for construction of the three signatures are similar to Fig2(a)-(c) except that the 10-bit ADC is not required. The output of the 4-bit ADC is combined with a 6-bit all-zero pattern to incorporate the quantization error. The 10-bit signal y[n] thus formed is connected directly to the arithmetic unit for signature analysis. Note that the impulse response for the DAC-ADC digital module is an unit impulse 6[mI. When we apply the random sequence x[n] to test the circuits Xl-X4, the all-zero pattern is interpreted as '-1' and the all-one pattern is interpreted as ' 1'. However, according to Eq.(8), if %e mean of x[n] is zero, the mean of the estimated signature my will be zero for the faulty and fault-free DUTs.
Therefore, we interpret the all-zero pattern and the all-one pattern as '0' and '1' respectively (mp0.5) when constructing the signature my. obtained by applying 100 independent sets of N random patterns. In the actual testing process, however, we only apply one set of N random patterns for fault detection. 
VI. Discussions and Comparisons of the Signatures
For a stableLTI system, the impulse response h[n] decays to zero when n approaches infinity. According to the Fourier Transform relationship, the significant portion of the impulse response is roughly bounded by the time interval [0, to] , where to is roughly equal to xlB W (B W denotes the 3-db bandwidth of the LTI system). In terms of the discrete-time index n (or m), the time interval is [O, no] From the simulation results, we also found the signature my has significantly lower detection capability than Rq [m] and Ry [O] for circuit X1, X 2 and X3. The low detection capability of my can be explained by Eq.(8) and Fig.5 . From Eq.(8) we know the deviation A,= is the summation of the differences between hdn] and h [n] . Fig.5 shows that for fault@, the differences to be summed tend to cancel out and therefore the final deviation A,= is small. We have observed similar phenomenon for faults f l -f l S . 
W. Conclusions
We have provided mathematical analysis, hardware implementation schemes and experimental results for several signature analysis methods for testing mixed-signal circuits using the pseudo-random technique. We model the analog LTI circuit as a digital LTI circuit such that the stimuli generation and signature analysis can be performed digitally. We then employ the concept of the linear transformation on a random process and use the mean (my), the auto-correlation (Ry [O] ) and the cross-correlation (Rq [m] ) as the signatures.
By proper arithmetic operations on the output random sequence generated by the output random process of the DUT, we have constructed the signatures which are closely related to the functionality of the DUT. The hardware required for the testing scheme is usually available on a DSP-based mixed-signal chip. For such chips, these techniques can be used for a BIST implementation. For other circuits that don't have a DSP unit on chip, these methods can be used for external testing and the testing hardware can be included in the tester. We have shown by analysis and simulation results that [m] in terms of the number of random patterns required. In general, the fault-cancellation phenomenon results in the low detection capability of my. 
